机构名录

您的位置: > 首页 > 机构名录 > 日月光半导体(上海)有限公司

日月光半导体(上海)有限公司

发布时间:2018-07-20 访问次数:2921次 分享:

IC packaging technologies in the past decade developed rapidly for various devices, such as FO-WLP (Fan-Out Wafer Level Package), SiP (System in Package), 3D IC, 2.5D TSV (Through Silicon Via) interposer and so on. Among the various technologies, FO-WLPs benefit in miniaturization, total system cost reduced, and heterogeneous integration. FO-WLPs are in wide range of applications, e.g. FPGA (Field Programmable Gate Array), GPU (Graphics Processing Unit), networking, RF/WiFi (Radio Frequency/Wireless Fidelity) module, PA (Power Amplifier) module, etc. FO-WLPs have two categories: one is called Chip-First and another is Chip-Last.

(I) Chip-First, the chip is buried in the substrate material firstly and followed by RDL (Redistribution Layer) forming processes. Chip-First has substrate-like processes and fabricates larger pitch e.g. 20um, which provides a lower cost solution. Thus, its application is suitable for low I/Os.

(II) Chip-Last, chips are not integrated into the packaging processes until the circuits on the chip carrier are pre-formed. The Chip-Last process is known with less KGD yield concern compared with the Chip-First one. Chip-Last has better electrical performance, implies the package accommodated more I/Os, and possesses more ultra-fine pitch e.g. 2um and small through-via capabilities.

ASE currently FO-WLPs have achieved by Chip-First involving dies embedding in a laminate or organic wafer with face up/face down followed by thin through-via and RDL interconnections. FO-WLPs also means that the interconnections need to be 3-8X smaller in dimensions as compared to existing flip-chip technologies (70um-80um) in order to achieve ultra-fine pitch interconnections. ASE offers both Chip-First and Chip-Last packaging solutions. There are several different package groups belong to this embedded-chip family:

Click on the official website

 

科创项目库

更多>>
  • microscopic AI sensor chip

    项目简介:We have developed a microscopic AI sensor chip (Smart Dust) featuring energy harvesting (this eliminates the use of toxic batteries) and bidirectional non-magnetic (RF-free) wireless communication. Its small size allows it to be easily embedded into ev

  • 半导体功率器件商业IDM项目

    项目简介:以最省預算及人力使中國更快速的赶上世界級领先的功率芯片集成電路廠 • 政府驱动的先进半导体工艺公司 • 5年内在中国建立第一家功率解决方案公司,10年内成为世界前4大 • 先进沟槽式工艺 • 领先市场的产品 • 有效率的成本花费和工艺的驱动 • 在地化的设计能力和工艺能力

  • 先进功率半导体芯片及IPM智能模块

    项目简介:公司成立于2019年,是一家创新创业型公司。公司拥有一流的海外以及国内专家团队,专注先进功率半导体芯片及IPM智能模块,利用团队在新能源汽车电子领域的丰富经验及知识产权,在资本及平台资源的支持下经营先进功率半导体器件+新能源汽车产业链,融合新技术,用研发创新赢得市场赞誉。 公司是以新型大功率高效电力电子器件的芯片设计、制造、销售为主要业务,产品应用广泛:节能灯、LED照明、充电器、各类开关电源、电磁灶、变频电机、电焊机、太阳能逆变器、电动自行车、电动汽车等。

  • 高端模拟集成电路芯片设计项目

    项目简介:主要产品及技术研发有3个方向,一是高速、高精度ADC、DAC核心关键技术、产品及IP研发;其次是用于智能装备领域的线性位移测量系列芯片、高端仪器仪表用芯片、工业物联网芯片;其三是以CT芯片为代表的高端医疗电子芯片。未来,公司拟围绕ADC核心技术,继续布局各种传感器读出电路芯片,应用于航空航天、核工业领域的抗辐照模拟芯片。